

JCWSCS 0 9 MAR 2004

Reissuc

Mar-09-04 12:35pm From-HBS&R 1978-341-0136

T-553 P.01/06

HAMILTON, BROOK, SMITH & REYNOLDS, P.C. 530 Virginia Road, P.O. Box 9133 Concord, MA 01742-9133

Telephone: (978) 341-0036

Facsimile: (978) 341-0136

FACSIMILE FILING OF PTO DOCUMENT

Examiner:

Andrew Q. Tran

Group:

2824

Date:

March 9, 2004

Client Code:

2037

Facsimile No.:

Corrected Filing Receipt Requests - 703-746-9195

From:

James M. Smith, Esq.

Subject:

Paper:

Second Request for Corrected Filing Receipt

Docket No.:

2037.1005-002

Applicant:

Peter B. Gillingham

Serial No.:

09/654,367

Filing Date:

September 1, 2000

Number of pages including this cover sheet: 6

Please confirm receipt of facsimile: Yes X No

Comments:

@PFDeskiop\-ODMA/MHODMA/\BSR05;\Massage.458881.1

Privileged and Confidential - All information transmitted hereby is intended only for the use of the addressee(s) named above. If the reader of this message is not the intended recipient or the employee or agent responsible for delivering the message to the intended recipient(s), please note that any distribution or copying of this communication is strictly prohibited. Anyone who received this communication in error is asked to notify us immediately by telephone and to destroy the original message or return it to us at the above address via first class mail.

@PFDesktop\::ODMA/MHOUMA/HBSKU3;iManage;43/82/;1

1978-341-0136

T-553 P.02/06 F-375 ENTERS VELFICATION

Docket No.: 2037.1005-002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Peter B. Gillingham

Application No.:

09/654, 367

Group:

2824

Filed:

JMS/jat March 9, 2004

September 1, 2000

Examiner:

Andrew Q. Tran

Confirmation No.:

8231

For:

METHOD OF MULTI-LEVEL STORAGE IN DRAM AND

APPARATUS THEREOF

CERTIFICATE OF MAILING OR TRANSMISSION I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postago as First Class Mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1410, of is being facismile transmitted to the United States Patent and Trademark Office on -9-04 Date ara Typed or printed name of person signing certificate

SECOND REQUEST FOR CORRECTED FILING RECEIPT FOR UTILITY APPLICATION

Office of Initial Patent Examination Customer Service Center Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

We hereby request that the following items of information be corrected in the Filing Receipt for the subject application received in this office on February 26, 2004.

The errors and corrections appear below.

09/654,367

-2-

Continuing Data as Claimed by Applicant Section

This application is a REI of 08/595,020 01/31/1996 PAT R,E37,072 SHOULD READ AS FOLLOWS:

This application is a CON of REI 08/595,020 01/31/1996 PAT RE37,072, based on PAT 5,283,761.

Enclosed are a copy of the Filing Receipt with changes noted in red, and a copy of page 1 of the application as filed on September 1, 2000.

Pursuant to instructions in the February 29, 2000 O.G., we hereby request that the errors which are identified above be corrected in the captioned application to which this request for correction is directed. It is understood that the Patent Office will issue an automatically-generated, corrected Filing Receipt in this and, if applicable, any other affected applications.

Respectfully submitted,

HAMILTON, BROOK, SMITH & REYNOLDS, P.C.

James M. Smith

Registration No.: 28,043 Telephone: (978) 341-0036 Facsimile: (978) 341-0136

Concord, MA 01742-9133

Date:





JNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Potent and Tendingark Office Address Commerce For Patents For P

FILING OR 371 APPL NO ART UNIT FIL FEE RECD ATTY DOCKET NO DRAWINGS TOT CLMS IND CLMS (c) DATE 09/654,367 09/01/2000 2824 690 2037.1005-002 10

21005 HAMILTON, BROOK, SMITH & REYNOLDS, P.C. 530 VIRGINIA ROAD PO BOX 9133 CONCORD, MA 01742-9133

From-HBS&R

CONFIRMATION NO. 8231 CORRECTED FILING RECEIPT OC000000011983932

Date Mailed: 02/26/2004

Receipt is acknowledged of this reissue Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Peter B. Gillingham, Kanata, ON, CANADA;

Domestic Priority data as claimed by applicant

This application is a REI of 08/695,020-01/31/1906 PAT R E37,072-

This application is a CON of REY 08/595,020 01/31/1996 PAT RE37,072, based on Foreign Applications PAT 5,283,761.

If Required, Foreign Filing License Granted: 02/03/2001

Projected Publication Date: None, application is not eligible for pre-grant publication


Non-Publication Request: No

Early Publication Request: No

Title

Method of multi-level storage in DRAM and apparatus thereof

Preliminary Class



365

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1 53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)), the Office of Export Administration, Department of Commerce (15 CFR 370.10 (j)), the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. It 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

COPY

METHOD OF MULTI-LEVEL STORAGE IN DRAM

This is a continuation of Reissue Application Ser. No. 08/595,020, filed January 31, 1996, which is based on original U.S. Par. No. 5,283,761 issued February 1, 1994

FIELD OF THE INVENTION

This invention relates to dynamic random access memory (DRAM) memories, and in particular to a method of storing a variable level signal in each cell of a DRAM for representing more than one bit in each cell.

BACKGROUND TO THE INVENTION

To store for example two bits in a DRAM cell, it must be able to store four different voltage levels. A problem with such cells, is that noise margins are reduced to one-third that of a one bit per cell DRAM, which is too low to withstand the occasional a-particle hit.

A second problem with multi-bit storage cells relates to the method of sensing. No sample method of sensing has previously been designed, although attempts have been made to solve this problem, e.g. as described in the publication by M. Aoli; et al. "A 16-Levels/Cell Dynamic Memory", ISSCC Dig. TECH. Papers 1985, pp. 246-247, and in T. Furuyama et al. "An Experimental Two-Bit/Cell Storage DRAM for Macrocell or Memory-On-Application", IEEE Journal of Solid State Circuits, Vol. 24, No. 2, pp 388-393, April 1989. The techmique described by Aoki cannot use normal sense amplificts. It requires a precision analog D to A convener to implement a staircase waveform and a charge amplifier to sense data. The technique described by Furnyama requires the generation of precision reference levels to distinguish between four levels. These levels are not self-compensated for offsets developed in the sensing operation, and this method suffers from poor agnal margin. Hidaka et al describe a rechnique for simultaneously reading two cells at a time in the article "A divided/Shared Billine Sensing Scheme for 64Mb DRAM Core" in the 1990 Symposium on VLSI Circurry 1990, IEEE, p. 15, 16 which while describing dividing a bitline, is not related to multiple bit storage in a single cell.

DRAMs have previously been built with cells holding up to sixteen bits of storage, e.g. in the aforenoted article by M. Aoki et al, for use in file memories. A 4 K test array is believed to have been the largest memory built using this design. Leakage characteristics of the DRAM cell were required to be very tightly controlled and even then, accurate sensing of the small voltage differences between levels becomes very difficult. Another problem with this scheme was the length of time required to access: a single read cycle required 16 clocks for the read followed by 16 clocks for the restore.

To implement a 2 bit DRAM, one can define the cell as storing one of four voltage levels V_{cell} . V_{cell} . V_{cell} , and reference voltage midpoints between these four voltage, which can be defined as V_{rel} . V_{rel} and V_{rel} . These midpoints can be referred to, to differentiate between the four voltage levels. The relative voltage of these levels are shown in Table 1 below.

STORAGE VOLTAGES	RÉFERENCE VOLTAGES	ACTUAL VOLTAGE
Vesti	VKS	Vap
Veril		5/6 V <i>DD</i> 1/3 Y <i>DD</i>